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Abstract—Co-exploration of neural architectures and hard-
ware design is promising to simultaneously optimize network ac-
curacy and hardware efficiency. However, state-of-the-art neural
architecture search algorithms for the co-exploration are dedi-
cated for the conventional von-neumann computing architecture,
whose performance is heavily limited by the well-known memory
wall. In this paper, we are the first to bring the computing-in-
memory architecture, which can easily transcend the memory
wall, to interplay with the neural architecture search, aiming
to find the most efficient neural architectures with high network
accuracy and maximized hardware efficiency. Such a novel combi-
nation makes opportunities to boost performance, but also brings
a bunch of challenges. The design space spans across multiple
layers from device type, circuit topology to neural architecture.
In addition, the performance may degrade in the presence of
device variation. To address these challenges, we propose a cross-
layer exploration framework, namely NACIM, which jointly
explores device, circuit and architecture design space and takes
device variation into consideration to find the most robust neural
architectures. Experimental results demonstrate that NACIM can
find the robust neural network with 0.45% accuracy loss in
the presence of device variation, compared with a 76.44% loss
from the state-of-the-art NAS without consideration of variation;
in addition, NACIM achieves an energy efficiency up to 16.3
TOPs/W, 3.17× higher than the state-of-the-art NAS.
I. INTRODUCTION
After deep neural network achieved great success, we are
now witnessing the process of Artificial Intelligence (AI)
democratization, which involves various machine learning
tasks (e.g., image classification, video segmentation, speech
recognition) [1], [2], tremendous applications (e.g., automotive
vehicle, robot, health care) [3], [4] and different hardware plat-
forms (e.g., CPUs, GPUs, FPGAs, ASICs) [5], [6], [7], [8], [9].
One of the most important question in the AI democratization
era is: Given a dataset with a specified machine learning task,
how to efficiently identify the best neural network architecture
and hardware design, such that the network accuracy and
hardware efficiency can be maximized simultaneously.
To solve this problem, Neural Architecture Search (NAS)
[10], [11], [12], [13], [14], [15] has been proposed to liberate
human labor in the design of neural architectures by auto-
matically identifying their hyperparameters. However, such an
approach does not take hardware into consideration, which
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may easily lead the identified architecture to be useless due
to the violation of the required hardware specifications. As a
response, hardware-aware NAS [16], [17], [18], [19] has been
proposed, in which the hardware specifications are considered
during the search process. To further improve hardware ef-
ficiency, co-exploration of neural architectures and hardware
design is proposed in [20], which proves that the Pareto
frontiers between network accuracy and hardware efficiency
can be further pushed forward by opening the hardware design
space. However, all the works are based on the conventional
von-neumann architecture (e.g., mobile platform or FPGAs),
leading the memory accesses inevitably becoming the perfor-
mance bottleneck due to the well-known memory wall.
Computing-in-memory (CIM) has been proved to effectively
transcend such a memory wall [21], and has been considered to
be a promising candidate for neural network computations due
to the incomparable architectural benefits. (i) CIM architecture
can benefit from the fixed memory access pattern within neural
network computation [22] to execute operations in place. (ii)
Emerging devices (e.g., ReRAM, STT-RAM) can be efficiently
leveraged in the in-memory computing architecture [23] to
provide high performance and energy efficiency. In [24], [25],
MOSFET based in-memory processing has been employed for
neural network computation, and the improvement in terms of
energy and delay are observed compared with the conventional
von-neumann architectures. Researches [23], [26] leverage
emerging devices based in-memory computing scheme to
construct crossbar architectures that can perform the matrix
multiplication in analog domain, which further optimize the
computation metrics such as area, energy, and delay.
Most of the exsiting works on CIM neural accelerator design
simply map classic neural networks (e.g., LeNet, AlexNet)
to the CIM platform to evaluate their design and compare
against other counterparts. However, without the optimization
on neural architectures, these reported metrics (i.e., accuracy,
latency, energy, etc.) may be far from the optimal. In this
work, we bring the CIM neural accelerator design to interplay
with the neural architecture search, aiming at automatically
identifying the best device, circuit, and neural architecture
tuple with the maximized network accuracy and hardware
efficiency. To the best of our knowledge, this is the first work
to carry out the device-circuit-architecture co-exploration for
CIM neural accelerators.
The novel device-circuit-architecture co-exploration brings
opportunities to boost performance; however, it also incurs
a bunch of new challenges. First of all, unlike the conven-
tional von-neumann architecture based neural architecture co-
2exploration [20], the design space of CIM-based neural ac-
celerator spans across multiple layers from devic type, circuit
topology to neural architecture. Second, limited by the com-
puting capacity of each device cell, quantization is essential
to improve the hardware efficiency [27], [28], [29]; as such,
quantization has to be automatically determined during the
search process. Third, in addition to the optimization goals of
hardware efficiency for mobile platform and FPGA, CIM has
extra objectives, such as minimizing area, maximizing lifetime,
etc. Last but not the least, emerging devices commonly have
non-ideal behaviors (known as device variation); that is, if
we directly map the trained DNN models to the architecture
without considering the device variation, a dramatic accuracy
loss will be observed, rendering the architecture useless.
This paper proposes a device-circuit-architecture co-
exploration framework, namely NACIM, to automatically iden-
tify the best CIM neural accelerators, including the device
type, circuit topology, and neural architecture hyperparamters.
NACIM framework will iteratively conduct explorations based
on a reward function, which is suitable for reinforcement learn-
ing approaches or evolutionary algorithms. By configuring the
parameters of the framework, designers can customize the
optimization goals in terms of their demands. Furthermore,
we have considered the device variation in the framework. In
the forward path of our training framework, we incorporate
the variation in the computation, which is based on the device
noise model [30]. Experimental results show that the proposed
NACIM framework can find the robust neural network with
only 0.45% accuracy loss in the presence of device variation,
compare with a 76.44% loss from the state-of-the-art NAS
without considering device variation. In addition, NACIM can
significantly push forward the Pareto frontier in terms of the
tradeoff between accuracy and hardware efficiency, achieving
up to 16.3 TOPs/W energy efficiency for a 3.17× improve-
ment.
The main contributions of this work are listed as follows.
• We formally define the optimization problem of identi-
fying the best computing-in-memory (CIM) neural ac-
celerator, whose design space spans across device type,
circuit topology to neural architecture. To the best of
our knowledge, this is the first work on optimizing
CIM neural accelerators together with neural architecture
search.
• We have proposed a novel device-circuit-architecture co-
exploration framework, namely NACIM, to simultane-
ously optimize network accuracy and hardware efficiency.
The framework further optimizes the quantization to
boost the hardware efficiency and considers the device
variation to identify the robust neural architectures.
• We implement the NACIM framework using a reinforce-
ment learning approach and evaluate it on the commonly
used datasets. Experimental results demonstrate the effi-
cacy of the proposed framework in identifying the robust
neural architectures in terms of device variation and
pushing forward the Pareto frontier between accuracy and
efficiency.
The remainder of the paper is organized as follows. Section
II presents the background of both neural architecture search
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Figure 1. An overview of neural architecture search phase and the accelerated
inference phase: (a) we based on GPU to train child networks during the NAS,
and (b) the identified neural network will be finally deployed to the target
Computing-In-Memory (CIM) architecture to accelerate the inference.
and computing-in-memory architectures. Section III demon-
strates the search space of five layers, and formally defines
the cross-layer optimization problem. The proposed novel
cross-layer optimization framework is presented in Section
IV. Experimental results are shown in Section V. Finally,
concluding remarks are given in Section VI.
II. BACKGROUND
A. System-Level Overview
Figure 1 demonstrates the overview of extending the conven-
tional framework of neural architecture search to optimize neu-
ral architectures for the non-volatile devices based computing-
in-memory architecture. Specifically, the neural architecture
search process is first performed on GPUs, which involves
the training of new models from scratch to generate the
reward. After the search process is convergent, the identified
neural network architecture will finally be deployed on the
target computing-in-memory architecture. However, as shown
in Figure 1, there is a missing link between the neural archi-
tecture search process and the computing-in-memory neural
accelerator design. We will introduce the neural architecture
search and computing-in-memory platform in the following
subsections.
B. Neural Architecture Search
Most recently, Neural Architecture Search (NAS) has been
consistently achieving breakthroughs in different machine
learning applications, such as image classifications [10], image
segmentation [31], video action recognition [32], etc. NAS
attracts large attentions mainly because it successfully releases
human expertise and labor to identify high-accuracy neural
architectures.
A typical NAS, such as that in [10], is composed of a
controller and a trainer. The controller will iteratively predicts
neural architecture parameters, called child network, and the
trainer will train the child network from scratch on a held-
out data set to obtain its accuracy. Then, the accuracy will
be feedback to update controller. Finally, after the number of
child networks predicted by the controller exceed a predefined
threshold, the search process will be terminated. Among all
3of the searched neural architectures, the one with the highest
accuracy will be finally identified.
It has been demonstrated in existing work that the automati-
cally searched neural architectures can achieve close accuracy
to the best human-invented architectures [10], [11]. However,
the identified architectures may have complicated structures,
which render them useless in real-world applications. For
instance, it will result in excessive bandwidth requirement to
perform secure inference.
C. Computing-in-Memory
In this paper, we consider the crossbar as the basic compute-
in-memory engine. We discuss the devices used in this work,
and the non-ideal behavior of the device. We also introduce
NeuroSim, the framework we used to simulate crossbar com-
putation.
1) Device and its variations: Non-volatile devices have
been widely adopted in the crossbar computations. When
considering using the crossbar to perform inference, different
device implementations lead to different energy, latency, etc.
Here, we consider two factors (1) how many levels the device
can be configured. (2) the non-ideal behavior of the devices.
Both binary devices and multi-level devices are used in the
existing crossbar computation. For the multi-level device, there
are existing work with 4-bit (i.e., 16 levels) devices, with good
distinction among different levels [30]. Besides the multi-level
devices, binary devices (STT-MRAM, etc.) are also considered
in our implementation. Different kinds of devices may affect
the on and off current for the crossbar computation, and
ultimately impact the delay, energy, etc. Different number
of levels in these devices also requires different peripheral
circuitries in the crossbar architecture, which is another design
space we will consider in this work.
These emerging devices also suffer from various errors
[33]. When the circuitry is used for inference, device-to-device
variations could be the dominate error source. The variation
could be caused in the fabrication process and in the device
programming phase. The other dominate source of error comes
from noise. Among the noise sources, random telegraph noise
(RTN) [33] in particular, is a main source of noise caused by
electrons temporarily being trapped within the device which in
turn changes the effective conductance of device. Other noise
sources include thermal noise and shot noise. However, they
typically are much smaller compared with RTN [33]. In this
work, we model the device varation as a whole, and use a
Gaussian distribution to represent the variation. The magnitude
of the variation is from the paper [30], where the variations
are from actual measurements.
2) Crossbar Architecture: Different crossbar based archi-
tectures are proposed [23], [26]. We assume an ISAAC-like
architecture [23] in our simulation. The architecture is highly
parallel with multiple tiles. Within each tile, there are multiple
crossbar arrays. The computation here is performed in analog
domain. However, ADC and DAC are used to convert the
signal from and to the analog domain computation. We assume
that all the weights can be mapped to the crossbar arrays.
Therefore, no programming of the weights is needed in the
computation.
…
(d)
Circuit
(e)
Device
0
1
1
2
2
3
3
0
2
2
4
4
6
6
(b)
Quantization
Activation Weight Activation Weight
…
weights
(a) 
Neural
Architecture
Fully Connection
Group Conv.Standard Conv.
fh
fw
ch
…
st
…
Accuracy
Latency
Energy
Area
Obj.
tile
NoC
G
lo
b
al
 B
u
ff
er
T
il
e 
B
u
ff
er
PE
P
E
 B
u
ff
er
Accumulation &
Output Buffer
synaptic
array
ro
w
 d
ri
v
er
readout circuit
(c)
Data Flow IFM
…
OFM …
…
…
…
FC
…
TiN
HfOx
TiN
Switching layer
ReRAM
Gate
n+ n+p
FE layer
Metal
FeFET
n+ n+p
Free layer
Barrier layer
Fixed layer
STT-MRAM
source line
word line
bit line
Variation
Figure 2. Cross-layer optimization to identify the best neural architecture
on computing-in-memory platform: (a) neural architecture; (b) 2 possible
quantization for 4 layers; (c) data flow of generating output feature maps by
using the input feature maps and weights; (d) layout of circuit; (e) different
computing-in-memory devices.
3) NeuroSim: DNN+NeuroSim [34] is an integrated frame-
work built for emulating the deep neural networks (DNN)
inference performance or on-chip training performance on the
hardware accelerator based on near-memory computing or in-
memory computing architectures. Various device technologies
are supported, including SRAM, emerging non-volatile mem-
ory (eNVM) based on resistance switching (e.g. RRAM, PCM,
STT-MRAM), and ferroelectric FET (FeFET). SRAM is by
nature 1-bit per cell, eNVMs and FeFET in this simulator can
support either 1-bit or multi-bit per cell. NeuroSim [35] is
a circuit-level macro model for benchmarking neuro-inspired
architectures (including memory array, peripheral logic, and
interconnect routing) in terms of circuit-level performance
metrics, such as chip area, latency, dynamic energy and
leakage power. With Pytorch and TensorFlow wrapper, DNN
+NeuroSim framework can support hierarchical organization
from the device level (transistors from 130 nm down to 7
nm, eNVM and FeFET device properties) to the circuit level
(periphery circuit modules such as analog-to-digital converters,
ADCs), to chip level (tiles of processing-elements built up by
multiple sub-arrays, and global interconnect and buffer) and
then to the algorithm level (different convolutional neural net-
work topologies), enabling instruction-accurate evaluation on
the inference accuracy as well as the circuit-level performance
metrics at the run-time of inference.
III. PROBLEM DEFINITION
Figure 2 illustrates the cross-layer optimization from appli-
cation to hardware. Our ultimate goal is to implement infer-
ence of a neural network on computing-in-memory platform.
Such an implementation involves 5 layers optimization, includ-
ing neural architecture search, quantization determination, data
4flow, circuit design, and device selection. In the following texts,
we will first introduce the definitions for each layer. Then, we
will formally define the optimization problem.
(a) Neural Architecture: As shown in the figure of cross-
layer, a neural architecture is composed of multiple layers,
which is defined as A = 〈L, para, acc〉. It consists of a set
of layers L. The number of layers in the neural architecture
is the size of set L, i.e., |L|. A layer can be a convolutional
layer, a fully connection layer, etc. In order to automatically
identify the neural architecture, we parameterize each layer
to form a search space. For the ith layer li ∈ L, set parai
contains the predictable parameters, such as the number of
filters and the filter size for convolution layer, and the number
of neurons in the fully connection layer. After we determined
the parameters in all layers, we obtain a neural architecture,
called child network. The accuracy of the child network is acc,
which can be obtained by training A on a held-out dataset.
For illustration purposes, we use a linear chain of layers as
an example. However, the proposed technique is not limited to
such structure and is applicable to more complicated structures,
such as Directed Acyclic Graph (DAG), which can represent
the residual connections.
(b) Quantization: For each layer of the neural architec-
ture, we can apply different data precision for computation.
We define the quantization of a neural architecture A =
〈L, para, acc〉 as Q(A) = 〈qa, qw〉, where qa and qw repre-
sent the quantization for activation and weights, respectively.
For a layer li ∈ L, qai = (M,N) indicates that we apply M
bits to represent the integer part and N bits to represent the
fraction part of the activation data; similarly, qwi = (P,Q) is
defined for weights. Figure 1 (b) illustrates two quantization
instances for a 4-layer neural architecture, where the number
above x-axis indicates the bit-width for integer part and the
number below x-axis indicates that for fraction part.
(c) Data Flow: The data flow is the intermediate layer
between software (neural architecture) and hardware (circuit
and device). In this work, we apply the weight-stationary data
flow, which is commonly used in the computing-in-memory
architecture. The basic idea is described as follows. First, for
the convolution operation, the weights of a kernel are expanded
and spread on the memory cells of cross-bar vertically; while
for fully connection, the weights for each output neural are
vertically spread on the cross-bar. Second, the activation (i.e.,
IFM or input neural) is horizontally fed into the cross-bar.
Third, at each cycle, dot product is performed on the fed
activation and the stationed weights to get the partial sums of
outputs, and the accumulation operation is conducted on top
of the previous obtained partial sums. Figure 2 (c) shows the
above details for both convolution operation (left-hand side)
and fully connection operation (right-hand side).
(d) Circuit: Figure 2 (d) shows the chip hierarchy. A chip is
defined as C = 〈T, PE, S,D〉, which is composed of tile array
T , PE array PE, and synaptic array S, and the device D. The
top-level of the chip is a network-on-chip (NoC) basedM×N
tile array, which is defined as T = 〈M,N, buf, band〉, where
buf is the size of the global buffer, and band is the bandwidth
of a link on NoC. Similarly, a tile is composed of a P ×Q PE
array, which is defined as PE = 〈P,Q, buf, band〉; and a PE
is composed of a U × V synaptic array, which is defined as
S = 〈U, V 〉. In the synaptic array, each cell is a device, which
is specified from a set of available devices defined as follows.
(e) Device: We will have different choices of devices to
be employed in the circuit. We define DT = 〈T, bit, var〉,
where T is a set of available devices (e.g., ReRAM, FeFET,
STT-MRAM, as shown in Figure 2 (e)). For a specific device
ti ∈ T , say ReRAM, biti = 4 indicates the applied ReRAM
has the ability to store 4 bits in one cell; and vari refers to
the variation function, which is based on the existing work
(e.g., [30] for ReRAM). Kindly note that if the bit-width of
a layer (in terms of Q(C)) is larger than biti, we adopt a
shift-and-add circuitry at the peripheral, and we use multiple
devices to represent the weights, otherwise if the bit-width is
less than biti, we employ one device to store the weights.
By leveraging the shift-and-add operation, we can achieve
arbitrary the number of bits, which can well support the design
space exploration when applying NAS to the crossbar.
Problem Statement: Based on the definition of each layer,
we formally define the problem solved in this work as follows:
Given a dataset (e.g., CIFAR-10), a machine learning task (e.g.,
image classification), and a set of available devices DT , we
are going to determine:
• A: the neural architecture for the machine learning task;
• Q: the quantization of each layer in the architecture A;
• D: the device in set DT used for the chip design;
• C: the circuit design based on the selected device D;
Objective: such that the inference accuracy of the machine
learning task on the resultant circuit can be maximized, while
the hardware efficiency (e.g., latency, energy efficiency, area,
etc.) can be maximized. Kindly note that since the above opti-
mization problem has multiple objectives, we further propose
a framework in the next section, which can support designers
to specify the metrics to be optimized (e.g., simultaneously
maximizing accuracy, latency, and area).
IV. CROSS-LAYER EXPLORATION FRAMEWORK
Figure 3 demonstrates the overview of the proposed Neu-
ral Architecture and Computing-in-Memory Architecture Co-
Exploration Framework, namely NACIM, to solve the problem
defined in Section III. NACIM contains 4 components: ➀ a
controller ➁ an optimizer selector, ➂ an network accuraty
evaluator, ➃ a hardware performance evaluator.
➀Controller. The controller is a core component in
NACIM framework, it predicts the hyperparameters of neu-
ral architecture, quantization, and device, according to the
network accuracy and hardware performance from evaluators.
These metrics form a reward function for updating the con-
troller. The reward function is formulated as follows.
R(α, β) = β × α+ (1− β)× f(L,E,A), (1)
where α is the prediction accuracy, β is a scaling parameter,
and L,E,A represent the hardware performance, including
latency, energy, area. The merge function f can either be a
simple weighted sum or other more advanced functions defined
by the user. In the experiment section of this work, we adopt
weighted sum for this function.
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In terms of the reward, the controller will predict hyper-
paramters, which can be implemented by different techniques,
such as the reinforcement learning approach or evolutionary
algorithm. In this work, we employ the reinforcement learning
method in the controller which interacts with the environment
modeled as a Markov Decision Process (MDP). The Monte
Carlo policy gradient algorithm [36] is employed to update
the controller:
∇J(θ) =
1
m
m∑
k=1
T∑
t=1
γT−t∇θ log piθ(at|a(t−1):1)(Rk−b) (2)
where m is the batch size and T is the total number of steps
in each episode. The rewards are discounted at every step
by an exponential factor γ and the baseline b is the average
exponential moving of the rewards.
➁Optimizer Selector. The optimizer selector will deter-
mine the flow in NACIM framework. As shown in Figure 3
➁, there are four switches SA, SQ, SD, SC corresponding
to four determination variables of neural architecture A, quan-
tization Q, device D, and circuit C. In terms of the status of
switches, NACIM can perform different functions as listed in
the following:
• SA = 1, SQ = 0, SD = 0, SC = 0
In the first case, NACIM performs the conventional neural
architecture search, like [10], which aims to maximize
accuracy without considering the hardware efficiency.
• SA = 1, SQ = 1, SD = 0, SC = 0
In the second case, NACIM considers the quantization
during the neural architecture search, like [37], which
will simultaneously determine the neural architecture and
the quantization for each network layer.
• SA = 1, SQ = 1, SD = 1, SC = 0
In the third case, NACIM additionally involves the de-
vices in the search process where the device variation
will be considered to guarantee no accuracy loss after
implementing the identified network on the target hard-
ware.
• SA = 0, SQ = 1, SD = 0, SC = 1
In the fourth case, NACIM further explores the circuit
design space for circuit optimization together with quan-
tization in terms of a given architecture and device.
In this work, in order to conduct cross-layer optimization,
we first set the switch combinations to the third case (called
“hardware perturbation aware NAS”, abbreviating as “pNAS”),
such that we can identify neural architectures with high accu-
racy on the target devices with variation. Second, we apply the
fourth switch combination (called “hardware resource aware
NAS”, abbreviating as “rNAS”) to further explore the circuit
optimization to involve the hardware performance into consid-
eration. The details for pNAS and rNAS will be introduced in
the following two evaluators.
➂Accuracy Evaluator. The accuracy evaluator is the key
component to execute pNAS. In the conventional neural archi-
tecture search based on the mobile or FPGA platforms, there
is no need to consider hardware perturbation; however, when
it comes to computing-in-memory platform, the fundamental
devices will have variations in their characteristics (i.e., device
non-idealities), which in turn will affect the accuracy. As a
result, if we do not consider the variation during training, as
shown in the left component in Figure 3 ➂, there will be
a dramatic accuracy loss when the identified architecture is
deployed to the circuit.
The crossbar is assumed to use for inference in this paper.
However, the non-ideal behavior of the device in the inference
stage may significantly decrease the application level accuracy
[38], which prevent the use of the emerging devices crossbar.
In this work, we propose to use a modified training method to
alleviate the impact of non-ideal behavior of the device and
circuit, as shown in the right component of Figure 3➂. When
considering device variation in the training phase, the training
typically requires a much longer time [38] than a conventional
training method. This is not tolerate in NAS process, since
the framework will train all predict architectures. As a result,
leveraging existing methods will dramatically increase the
search time. In this paper, we propose method to reduce the
affects of device variation by a more efficient way. Specifically,
we propose a novel training method that invovles the device
variation in the training procedure. The method is composed
of two steps: First, we use Monte Carlo method to obtain
samples (i.e., the device variations) for each weight based
on a Gaussian distribution, whose mean is 0 and variance is
equivalent to the device variance; Second, these samples will
be added to the corresponding weights in the forward path
6in the training stage. Since only one Monte Carlo sample for
each weight is required in each forward path, we can obtain
the reasonable accuracy with the negligible extra training time
introduced by our proposed method.
Based on the proposed trainer, pNAS is executed as follows.
The controller, trainer, and accuracy evaluator collaboratively
search the parameters of neural architecture, quantization, and
devices for higher accuracy while taking noises caused by hard-
ware perturbation into account and proposing a variety of can-
didate architectures. This searching step includes four phases.
First, the controller predicts a quantized neural architecture and
a type of device. Second, the identified architecture is trained
by the trainer using the proposed weight perturbation aware
training method. Third, the trained model is then evaluated
by the accuracy evaluator to generate inference accuracy with
noise. Finally, the accuracy will be the reward to update the
controller for predicting new hyperparameters.
➃Performance Evaluator. Before entering the perfor-
mance evaluator, we first conduct the circuit optimization. We
base the circuit optimization on NeuroSim [35], and make
modifications to support different quantization for network lay-
ers. Based on the modified model, given a neural architecture
A, a quantization Q, a device D, we can optimize the circuit
and determine the parameters in C. Then, based on C and
the evaluation tool in [34], we can estimate the area, energy
efficiency, and latency for the implementation of the inference
phase.
Based on the above performance evaluator, the rNAS will
fine tune quantization parameters of the candidate architectures
to further integrate hardware metrics, including area, energy
and latency into consideration. In the exploration, we will fix
the neural architecture and device, so that there is no need
to train the network from scratch to accelerate the search
process. Specifically, we open the switches SA and SD,
and close switche SQ and SC. In each iteration, we will
predict new quantization parameters for the identified neural
architecture and device. Then, we will first obtain the inference
accuracy via accuracy evaluator using the saved weights and
the new quantization paramters. Next, we will conduct the
circuit optimization and obtain the hardware metrics including
latency, energy, and area. Finally, we generate the reward in
terms of the reward function, and update the controller based
on the reward for the prediction in the next iteration.
V. EXPERIMENTS AND RESULTS
In this section, we will first present the experiment setup.
Then the experimental results will be presented.
A. Experiment Setup
Similar to most existing works on CIM based neural ac-
celerators [39], [40], We use CIFAR-10 dataset and image
classification task to evaluate our cross-layer optimization
framework, NACIM. The architecture is fixed to be a typical
convolutional neural network consists of 6 convolution layers
and 2 fully connected layers. For each convolution layer, the
hyperparamters include the filter height/width (e.g., [1, 3, 5,
7]) and output channels (e.g., [24, 36, 48, 64]). For FC layers,
Table I
COMPARISON RESULTS BETWEEN THE PROPOSED APPROCHES AND THE
STATE-OF-THE-ART QUANTNAS WITHOUT THE CONSIDERATION OF THE
DEVICE DURDING THE SEARCH PROCESS.
Approach Accuracy
Acc w/ Area EDP Speed E.-E.
variation (µm2) (pJ ∗ ns) (TOPs) (TOPs/W)
QuantNAS 84.92% 8.48% 3.24 ∗ 106 8.08 ∗ 1012 0.285 5.14
pNAS 73.88% 70.76% 2.07 ∗ 106 4.18 ∗ 1012 0.110 7.14
NACIMhw 73.58% 70.12% 1.78 ∗ 10
6
2.21 ∗ 10
12 0.204 12.3
NACIMsw 73.88% 73.45% 1.97 ∗ 10
6
3.76 ∗ 1012 0.234 16.3
the search space is the number of neurons (e.g., [64, 128, 256,
512]).
Quantization is explored during the search process. The
quantization bit width of the activation and weight of each
layer are searched separately. For each type of data, we
determine the number of integer bits range from 0 to 3, and
the number of fraction bits range from 0 to 6.
For the device and circuit, as a starting point, we use a
4-bit ReRAM device in the crossbar computation. The noise
model of the device is from [30]. We assume the current range
of the device to be [0, 16 uA]. In each level of the device,
the variation follows a Gaussian distribution, with a mean of 0
and standard deviation of 800nA. We assume the array size for
crossbar to be 64×64. The updating rate of the controller is set
to be 0.2 and the framework trains each candidate architecture
for 30 epochs and searches for the optimal architecture for
500 episodes. We pick the architectures with top 40 hardware
noise aware inference accuracy from the searching results,
and further fine-tune them with 200 training epochs for each
network.
We search through layer-wise quantization parameters for
each candidate architecture while assuming the underlying
hardware to have the properties listed as follows: we use 4-
bit RRAMs as our CIM device and 16 level (4-bit) ADCs for
the crossbar, chip clock frequency is 1 GHz, chip technology
node is 32 nm. The memory voltage is 0.5 V and the chip
voltage is 1.1 V. For each candidate architecture, the controller
starts from the specifications provided by the previous search
step, then performs 100 search steps to generate an optimized
quantization scene for this architecture.
B. Comparison Results to State-of-the-Art NAS
First, we show the exploration results of different searching
methods in Table I. “QuantNAS” indicates the state-of-the-art
quantziation-architecture co-exploration method proposed in
[37]. “pNAS” indicates the noise-aware training and searching
method proposed in this work, where the switch combina-
tion is set as SA = 1, SQ = 1, SD = 1, SC = 0.
“NACIM” indicates the the noise-aware training and searching
method along with hardware resource aware quantization
search, which combines pNAS and rNAS. Please note that
“NACIM” can obtain a serials of solutions on Pareto frontier.
We use notation “NACIMhw” and “NACIMsw” to represent
the solution with maximum hardware efficiency and that with
maximum accuracy, respectively. For comparison, we obtain
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Figure 4. Bi-objective optimization: inference accuracy vs. inference latency.
the accuracy of all architectures without noise, as shown
in column “Accuracy”. We then compare the accuracy after
considering the device variation in column “Acc w/ variation”.
We employ the same circuit optimization procedure, and obtain
the hardware efficiency metrics, including area and energy
delay product (EDP), speed (TOPs), and energy efficiency
(TOPs/W).
Results in Table I shows that QuanNAS can find architecture
with the highest accuracy. However, when it is employed for
computing-in-memory circuit with variation, it has a drastic ac-
curacy loss from 84.92% to 8.48%, rendering the architecture
to be useless. On the contrary, with consideration of device
variation in training process, the network accuracies of pNAS,
NACIMhw, NACIMsw on computing-in-memory circuit are
70.76%, 70.12%, 73.45%, respectively. What is more, the
accuracy loss for NACIMsw is only 0.43%.
We can also observe from the table that by employing
the cross-layer optimization, NACIMhw can obtain the best
hardware efficiency. Compared with QuantNAS, NACIMhw
achieves 1.82× reduction on area and 3.66× improvement on
energy delay product. Compared with pNAS, these figures are
14.01% and 1.89×, respectively. Compared with NACIMsw,
these figures are 9.64% and 1.70×, respectively. These results
demonstrate the capability of NACIM to synthesize the cost-
effective computing-in-memory chips.
Another observation is that the architectures identified by
both QuanNAS and NACIMsw achieve slightly higher speed
than that by NACIMhw. This is because NACIMhw finds many
simple structures with fewer operations, but the latency is
not improved accordingly since other designs can have more
processing elements. In the comparison of energy efficiency,
NACIMhw achieves 2.39× higher energy efficiency than Quan-
NAS. NACIMsw achieves 3.17× higher energy efficiency,
reaching up to 16.3 TOPs/W. The above observations clearly
show the importance of conducting cross-layer optimization
to obtain useful neural architectures for hardware efficient
computing-in-memory architecture.
C. Results of Bi-Objective Optimization
Next, we report the design space exploration results of both
pNAS and NACIM with bi-objective optimization: maximizing
the accuracy and hardware performance. Here, the accuracy is
obtained by executing the neural network on computing-in-
memory chip with variation. And we carry out three sets of
experiments to optimize each hardware performance metric,
including latency, area, and energy, separately. The reward
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Figure 6. Bi-objective optimization: inference accuracy vs. energy.
function is calculated based on these metrics, as shwon in
Formula 3, where we set β to be 0.5 to co-optimize network
accuracy and hardware efficiency. In the bi-objective optimiza-
tion, function f will only return the value of one metric, and
we will extend to multi-objective optimization in the next
subsection.
Figure 4 shows the design space exploration in terms of
accuracy and latency. In this figure, the x-aixs and y-aixs
represent the latency and error, respectively. Each rectangle
stands for a design identified by NACIM and each cross stands
for a design identified by pNAS. For all multi-objective results,
the ideal solutions will be on the bottom-left corner, as shown
in this figure.
From the results, we can see that by considering the cross-
layer optimization, NACIM can significantly push forward
the Pareto frontier between accuracy and latency. This is
because NACIM will generate the reward using the weighted
accuracy and latency, which can improve the latency by find
better circuit design and guarantee accuracy at the same time.
Specifically, for the comparison between solutions with the
highest accuracy (design A for NACIM , and B for pNAS), we
can see that A’s accuracy (73.77%) is higher than B’s accuracy
(73.69%). What is more, design A reduces latency by 16.63%.
For the comparison between solutions with the lowest latency,
we can see that NACIM (design C) achieves the same accuracy
but 32.49% lower latency, compared with pNAS (design D).
We further conduct experiments on optimizing area and
energy. We observed similar results. The results are shown
in Figures 5 and 6. There is one interesting observation in
exploring the design space for accuracy and energy tradeoffs,
which is shown in Figure 6. The figure shows that pNAS can
find solutions with higher accuracy against the NACIM. For
example, in the figure, design A identified by NACIM has 1%
accuracy loss against design B, which is identified by pNAS.
However, NACIM achieves 1.73× higher energy efficiency.
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Here, both designs have the same neural architecture but
different quantization. In order to obtain high energy efficiency,
NACIM employs lower bit-width precision. We can avoid such
accuracy loss by increasing the scaling variable β in the reward
function in Formula 3.
All above observations verify the importance of conducting
bi-objective optimization instead of mono-objective optimiza-
tion on accuracy.
D. Results of Multi-Objective Optimization
Figure 7 shows the design space exploration tradeoffs
between accuracy and the normalized hardware efficiency.
The normalized hardware efficiency is calculated based on
weighted hardware metrics, including latency, area, and energy,
which is represented by the x-axis. Each hardware component
has a same weight and the total normalized hardware effi-
ciency has the consists of half of the reward and inference
accuracy takes another half. An interesting observation from
the results is that compared with the bi-objective optimization,
NACIMfound more architectures with lower accuracy. This is
because the weights for accuracy in calculating the reward is
decreased. However, we can still can find the solution with
the highest accuracy, and achieves 1.65× improvement on
hardware efficiency.
VI. CONCLUSION
In this work, we formally defined cross-layer optimization
problem for automatically identifying neural architectures on
computing-in-memory (CIM) platform. We devised a novel
neural architecture search framework that gives flexibility
for designers to set different optimization goal. We further
integrate a trainer with the consideration of device variation
in our framework. In experiments, we first demonstrated the
importance of finding a robust neural architecture in terms
of the device variation in CIM, which may lead the neural
architectures that apply the existing NAS to be useless due to
dramatic accuracy loss. We further showed that the cross-layer
optimization can identify the robust neural architecture with
0.45% accuracy loss after considering variation, and maximize
hardware efficiency to achieve 16.3 TOPs/W energy efficiency.
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